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Abstract---This article presents a CMOS active down-conversion 
mixer with high linearity and low noise figure for 2.4GHz 
Bluetooth receiver systems. This mixer’s design methodology is 
aimed to achieve high linearity and low noise figure. The 
designed toplogy of down-converter mixer realizes conversion 
gain of 8dB, input third-order intercept point (IIP3) of 17.39dB, 
and single side-band noise figure (NF) of 5.61dB respectively. It is  
show that the designed mixer achieves high quality. The mixer is 
implemented by TSMC 0.18um CMOS process using a 3V power 
supply.  
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In recent years, CMOS radio frequency integrated circuits 
(RFIC)  for wireless applications in the 2.4GHz frequency 
band has grown tremendously. As one of widely applications, 
the Bluetooth improves the wireless local area network 
(WLAN) realizing more conveniently. One typical receiver 




Fig.1  Bluetooth receiver architecture 
 
The mixer, as a nonlinear circuit by definition, is the most 
critical analog building block in the Bluetooth front-end 
receiver. In the down-conversion, the linearity becomes an 
important factor of mixer, because the frequency translation 
process will generate some unwanted spurious signals to 
degrade the signal-to-noise ratio (SNR). Moreover, the linearity 
of the mixer affects the overall linearity of the system. Usually 
a passive linear mixer achieves a very high IIP3, but its NF is 
at the undesirable level which limits the SNR of the front-end. 
Using current mode multiplication technique[2], CMOS active 
mixer can meet requirement of high linearity and low NF value. 
The drawback of this active mixer is that the conversion gain is 
low, so the gain of the low noise amplifier should be high. 
Furthermore, the active mixer should arrive at a moderate 
conversation gain to alleviate the burden of the LNA. The   
design of the mixer includes many compromises between 
conversion gain, linearity, noise figure, port-to-port isolation, 
voltage supply.  
This work is for a 2.4GHz active down-conversion mixer 
design for a Bluetooth receiver in 0.18um CMOS process. We 
concentrate mainly on linearity, conversion gain, and noise 
figure in our down-conversion mixer design. The rest of the 
paper is organized as follows: Section II describes the principle 
is used to dedicate the design. Design details is described in 
section III and section IV presents the simulation results of the 
sample. Finally, section V derives the conclusion. 
 
Ⅱ.PRINCIPLE 
A schematic representation of the Gilbert mixer is shown 
in Fig.2. Two single-balanced circuits with the RF transistors 
connected in parallel and the switching pair in anti- parallel. 
The LO terms sum to zero and the RF signal doubled in the 
output. This configuration provides a high degree of LO-IF 
isolation, which alleviates filter requirements at the output.  
Double Balanced mixers are less susceptible to noise than the 
single-balanced mixers because of the differential RF signal. 
The input voltage in the RF frequency is amplified by the 
transconductance stage at the bottom of the circuit. The 
current is then steered to one side of the output or the other 
depending on the value of the LO. The result is a mixing of 
the LO and RF frequencies. The load stage used to convert 
mixed signal current into output IF voltage, the size of these 
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resistors will influence the overall gain of the system and will 
be limited by remaining headroom voltage.  
 
 
Fig.2  the schematic Gilbert Cell 
 
It is often that two factors affect linearity in the mixer 
circuit[3].  First, if the applied signal at the driver stage is 
greater than the maximum differential input (also known as 
overdriving), the first compression will take place. Linearity 
can be improved in this situation by decreasing the driver 
stage transistor ratio (W/L), or increasing the bias current. The 
second, once the output load resistor size R is too large, the 
voltage drop VDS across the switching transistors will 
decrease, forcing the switching transistors out of saturation 
and into the triode region of operation (VDS < VGS – 
VT).Reducing the size of the load resistors force the DC 
output voltage to a higher level, which make the gain lower. 
 
Ⅲ. CIRCUIT IMPLEMENTATION 
Our proposed mixer consists of a modified Gilbert-type 
and a source degeneration circuitry. The schematic with Bias 
circuit is shown in Fig.3. The load stage includes R1、C1、L1 
and R2、C2、L2. The switching quad comprises of transistors 
M1, M2, M3 and M4, these transistors will oscillate (between 
on and off states) according to the input frequency of the LO. 
The transistors M5, M6 make up a transconductance stage. 
And the part current sink is composed of M7，M8，M9. The 
present architecture is different from commonly used Gilbert 
mixer in the flowing. First, it uses a degeneration resistor Rs, 
which improves linearity and stability of mixer during 
temperature fluctuations. This topology also helps to enhance 
headroom because there is no voltage drop across the 
degeneration resistor. Second, a tuned load was used to get 
more voltage headroom at the RF and IF ports, and the other 
advantage of the architecture is that a moderate size of mixer 
can be realized since the tuned load can be designed off chip 
together with an off chip filter. Third, two current sinks used 
in the circuit result in larger gain of mixer. But some caution 
must be taken to guarantee the match of two current sinks 
layout, otherwise the mismatch will lead to increasing the 
noise figure of the mixer. 
 
 
Fig.3   core circuit of the new mixer 
 
All transistors are to operate in the saturation region. An 













            
   Where LR  is resistance of load stage, mg  is the 
transconductance of drive stage. It is obvious that the larger of 
the mg  the larger of the gain.   
The design procedure of the mixer includes several steps 
of simulations. Each involves in optimizing of the circuit, and 
then the mixer arrives at the level of high linearity, low noise 
and low power consumption. It is important to monitor all of 
the performance parameters throughout the design process. 
 
 
Ⅳ. SIMULATION RESULTS 
We simulate our mixer with the Cadence SpectreRF 
simulator in 0.18um Mixed Signal CMOS RF models. 
Frequencies of three ports in the mixer are specified at RF 
Frequency of 2.4 GHz, LO frequency of 2.3 GHz and IF 
frequency of 100 MHz, respectively.  
Figures 4 to 6 show simulation results of the mixer. It is 
found that the mixer achieves a conversion gain of 8 dB, a     
NF of 5.61dB and an IIP3 of 17.39dBm, while keep a power 








Fig.5   Noise Figure of the mixer 
 
 
Fig.6   IIP3 of the mixer 
 
Table 1 summarizes the simulation results of the proposed 
mixer and compares the performance of this mixer with the 
others from [7] to [11]. The proposed mixer represents 
excellent properties of the conversion gain, the linearity and 
the noise figure. 
 
Table 1    Performance summary of the mixer 
 
Reference [7] [8] [9] [10] [11] This work 
Process [um] 0.35 0.18 0.18 0.13 0.13 0.18 
Supply Voltage[V] 3 1.5 1.8 0.6 1.5 3 
RF frequency[GHz] 1.9 2.4 2.4 2.5 2.1 2.4 
Gain[dB] 7.5 3.3 6.2 5.4 12 8 
NF[dB] 10 14.9 12.8 14.8 20.5 5.61 





This paper presents a 2.4GHz down conversion mixer in a 
TCMC 0.18um CMOS process. The mixer provides a 
conversion gain of 8dB, and achieves an IIP3 of 17.39dBm. In 
the noise response, the mixer acquires of 5.61dB noise figure. 
It also provides a high degree of LO-IF isolation which will 
ease filtering requirements at the output. For the behaviors of 
the mixer exhibit relatively high linearity (IIP3) and low NF, it 
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